Design of 10-bits High-Speed CMOS Two-Step Analog-to-Digital Converter
碩士 === 國立海洋大學 === 電機工程學系 === 84 === Two-step flash architectures are an effective approach of realizing high-speed and high-resolution analog-to-digital converter(ADC).In thishigh performance ADC design, we use fully- differential compa...
Main Authors: | Tseng, Bor-Min, 曾博民 |
---|---|
Other Authors: | Liou Wan-Rone |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73514898381931607421 |
Similar Items
-
A 10-bit CMOS pipelined analog-to-digital converter
by: 杜家銘
Published: (2005) -
The Design of A 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuo, Kuo-Jen, et al.
Published: (1997) -
Design of high-speed CMOS 8 bits flash analog-to-digital converter
by: Yu-Chung Chang, et al.
Published: (1994) -
A 1.0-V, 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuang-Wei Cheng, et al.
Published: (2002) -
A 10-bit 20MS/s Two-Step SAR Analog to Digital Converter
by: Yi-Wei Huang, et al.
Published: (2015)