Design Some Image Processing Algorithms on Reconfigurable Array of Porcessors with Wider Bus Networks
博士 === 國立臺灣科技大學 === 電機工程研究所 === 84 === In this thesis, the parallel computation model on which our algorithms are based is the reconfigurable array of processors with wider bus networks (RAPWBN). Conventionally, only one bus is connected between two proce...
Main Authors: | Shung-Shing Lee, 李信興 |
---|---|
Other Authors: | Shi-Jinn Horng |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09314391927782575012 |
Similar Items
-
Parallel Algorithms on Directional Processor Arrays with Reconfigurable Bus Systems
by: 郭啟容
Published: (1995) -
Approach to Reconfiguring Bus by Using Triangular Processor Arrays
by: Lee, Ming Fung, et al.
Published: (1998) -
Configurational computation:a new algorithm design strategy on processo arrays with reconfigurable bus systems
by: WANG,BING-FENG, et al.
Published: (1991) -
Constant-Time Algorithms for Minimum Spanning Tree Problem on Processor Arrays with Reconfigurable Bus System
by: Pan Tien-Tai, et al.
Published: (1998) -
A study on some parallel algorithms for graph and image processing problems on reconfigurable array of processors
by: Gao, Zong Wan, et al.
Published: (1994)