Impact of Set-Associative and Sector on Second-Level Cache
碩士 === 大同工學院 === 資訊工程學系 === 84 === Cache memories have become common accross a wide range of computer implementions. Two-level configurations become even more important in systems. The selection of associativity or sector has sign...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
1996
|
Online Access: | http://ndltd.ncl.edu.tw/handle/27008270233024517376 |
id |
ndltd-TW-084TTIT0392005 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-084TTIT03920052016-02-03T04:32:08Z http://ndltd.ncl.edu.tw/handle/27008270233024517376 Impact of Set-Associative and Sector on Second-Level Cache 群組相關和子區塊在第二層快取計憶體的影響 Lin, Jin-Yi 林金義 碩士 大同工學院 資訊工程學系 84 Cache memories have become common accross a wide range of computer implementions. Two-level configurations become even more important in systems. The selection of associativity or sector has significant impact on cache performanceand cost. We use a tracer-driven simulation to examine the effect of a two-levelcache hierarchy in uniprocessors. Because there are a large number of design paramenters to any cache, most of which must be considered in any analysis of the design . In this thesis we focus on set- associativity and sectors to evaluate the miss ratio and bus traffic ratio of different cache size, associativity( degree of associativity, set size) and sectors (subblock). Shieh Jong-Jiann 謝忠健 1996 學位論文 ; thesis 50 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 大同工學院 === 資訊工程學系 === 84 === Cache memories have become common accross a wide range of
computer implementions. Two-level configurations become even
more important in systems. The selection of
associativity or sector has significant impact on cache
performanceand cost. We use a tracer-driven simulation to
examine the effect of a two-levelcache hierarchy in
uniprocessors. Because there are a large number of design
paramenters to any cache, most of which must be considered in
any analysis of the design . In this thesis we focus on set-
associativity and sectors to evaluate the miss ratio and
bus traffic ratio of different cache size, associativity(
degree of associativity, set size) and sectors (subblock).
|
author2 |
Shieh Jong-Jiann |
author_facet |
Shieh Jong-Jiann Lin, Jin-Yi 林金義 |
author |
Lin, Jin-Yi 林金義 |
spellingShingle |
Lin, Jin-Yi 林金義 Impact of Set-Associative and Sector on Second-Level Cache |
author_sort |
Lin, Jin-Yi |
title |
Impact of Set-Associative and Sector on Second-Level Cache |
title_short |
Impact of Set-Associative and Sector on Second-Level Cache |
title_full |
Impact of Set-Associative and Sector on Second-Level Cache |
title_fullStr |
Impact of Set-Associative and Sector on Second-Level Cache |
title_full_unstemmed |
Impact of Set-Associative and Sector on Second-Level Cache |
title_sort |
impact of set-associative and sector on second-level cache |
publishDate |
1996 |
url |
http://ndltd.ncl.edu.tw/handle/27008270233024517376 |
work_keys_str_mv |
AT linjinyi impactofsetassociativeandsectoronsecondlevelcache AT línjīnyì impactofsetassociativeandsectoronsecondlevelcache AT linjinyi qúnzǔxiāngguānhéziqūkuàizàidìèrcéngkuàiqǔjìyìtǐdeyǐngxiǎng AT línjīnyì qúnzǔxiāngguānhéziqūkuàizàidìèrcéngkuàiqǔjìyìtǐdeyǐngxiǎng |
_version_ |
1718176532256522240 |