A Study of Ultra-thin Gate Oxides on Deep Sub-micron Devices
碩士 === 國立清華大學 === 材料科學與工程研究所 === 85 === As the device dimensions scaled down,t he thickness of gate oxides must decrease in order to suppress short-channel effects, improves device speed, and increase current drivability. However, the decreasing of gat oxides can lead to an intolerable degrada...
Main Authors: | Hsien, Szu-Kang, 鮮思康 |
---|---|
Other Authors: | Huang, Tsung-Shiew |
Format: | Others |
Language: | en_US |
Published: |
1997
|
Online Access: | http://ndltd.ncl.edu.tw/handle/75833927342385018421 |
Similar Items
-
Study on deep sub-micron mosfets with ultra thin silicon nitride gate dielectric
by: Yu Chun Tang, et al.
Published: (2003) -
The Study of Ultra-Thin Nitride-Related Gate Dielectrics for Deep Sub-Micron CMOS Process Application
by: Chien-Hao Chen, et al.
Published: (2002) -
Study on Hot Carrier Degradation in Deep Sub-Micron Nitride Spacer and Ultra-Thin oxide
by: Chun-Lin Tsai, et al.
Published: (2002) -
Advanced Deep Sub-Micron MOSFETs with Ultra-Thin High-k Gate Dielectrics and Strained SiGe Channel
by: Ching-Wei Chen, et al.
Published: (2005) -
A Study of Very Thin Gate Oxide (≦1.45nm) Integrity after Short-Time Over-Stress for Ultra Deep Sub-micron CMOS Technology Applications
by: Yu-Hsien Peng, et al.
Published: (2007)