A Design of High Performance 2-D DCT/IDCT Processor

A Design of High Performance 2-D DCT/IDCT Processor

碩士 === 中華大學 === 電機工程研究所 === 86 === 　　Discrete Cosine Transform (DCT) has been commonly adopted in many transformation application such as image, video, and facsimile. The discrete transform (DCT) has been recognized as one of the standard techniques in image compression. Therefore, a core processor...

Full description

Bibliographic Details
Main Author:	曾盟鈞
Other Authors:	劉淳燁
Format:	Others
Language:	en_US
Published:	1998
Online Access:	http://ndltd.ncl.edu.tw/handle/35714584534535445296

Similar Items

Scalable DCT/IDCT Processor Design Using Prime-Factor Algorithm
by: TASI JEN CHIEH, et al.
Published: (2001)

Efficient BIST Techniques for Two-Dimensional DCT / IDCT Processor
by: Ting-Yu Chen, et al.
Published: (2003)

A Fast and Scalable DCT/IDCT Processor Based on CORDIC Algorithm
by: 李俊凌
Published: (1999)

IMPLEMENTATION OF 2-D DCT/IDCT VLSI ARCHITECTURE
by: Lei-Luo Tsai, et al.
Published: (1999)

VLSI IMPLEMENTATION OF 2-D DCT/IDCT ARCHITECTURE
by: Min-Chih Liu, et al.
Published: (2008)

The Design and Implementation of DCT/IDCT Chip with Novel Architecture
by: Huang Chih-Sheng, et al.
Published: (1999)

An efficient adder-based 2-D DCT/IDCT IP core design
by: 朱瑞欽
Published: (2003)

The Implementation of A Novel DCT/IDCT Chip
by: Chun-Pin Lin, et al.
Published: (2000)

Efficient and Privacy-Preserving Outsourcing of 2D-DCT and 2D-IDCT
by: Dezhi An, et al.
Published: (2020-01-01)

VLSI Implementation of An Area Efficient 2-D DCT/IDCT Architecture
by: Ming-Chi Hung, et al.
Published: (2001)

Hardware architectures for the H.265-HEVC DCT/IDCT
by: 林郁翔
Published: (2017)

High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation
by: Mao Jen Sun, et al.
Published: (2006)

An On-Line Real-Time Fault-Tolerant Mechanism for 2D DCT/IDCT Circuits
by: Kun-Hsien Lin, et al.

On the Low Power Design of DCT and IDCT for Low Bit Rate Video Codecs
by: August, Nathaniel J.
Published: (2014)

A DCT/IDCT IP Design and Its Implementation to MPEG-2 SoC Prototype
by: Chung-Lin Wu, et al.
Published: (2005)

Ultrasound Image Filtering and Reconstruction Using DCT/IDCT Filter Structure
by: Barmak Honarvar Shakibaei Asli, et al.
Published: (2020-01-01)

Reconfigurable DCT/IDCT Architecture Design for H.265HEVC Image and Video Compression
by: LIN, HSIN-KUN, et al.
Published: (2016)

Design of pipelined 2-D DCT processor
by: LIN,RU-YONG, et al.
Published: (1991)

Design and evaluation of a data-dependent low-power 8x8 DCT/IDCT
by: Pai, Cheng-Yu
Published: (2000)

An Efficient VLSI Linear Array for DCT/IDCT Using Subband Decomposition Algorithm
by: Tze-Yun Sung, et al.
Published: (2010-01-01)

A High-Throughput Two-Dimension DCT/IDCT Architecturefor Real-Time Image and Video System and the VLSI Design
by: Yi-Fang Chiu, et al.
Published: (2001)

Reduced Coefficient 2-D IDCT Architecture Design for MPEG Decoder
by: Chung-Ching Tseng, et al.
Published: (1995)

A High-Throughput DCT/IDCT Architecture and Design Methodology with Application to Real-Time Digital Video Codec System and Associated CAD Design
by: Ju, Chi-Cheng, et al.
Published: (1997)

A Low-Power and High-PSNR Unified DCT/IDCT Architecture Based on EARC and Enhanced Scale Factor Approximation
by: Jianfeng Zhang, et al.
Published: (2019-01-01)

A New RTL Design Approach for a DCT/IDCT-Based Image Compression Architecture using the mCBE Algorithm
by: Rachmad Vidya Wicaksana Putra, et al.
Published: (2012-09-01)

A New RTL Design Approach for a DCT/IDCT-Based Image Compression Architecture using the mCBE Algorithm
by: Rachmad Vidya Wicaksana Putra, et al.
Published: (2013-09-01)

LOW-COST DESIGN OF IDCT FOR HDTV
by: Yi-Cheng Shiu, et al.
Published: (2002)

Memory-Efficient and High-Throughput 3D-DCT Processor Based on CORDIC Rotation
by: 藍國嘉
Published: (2008)

DESIGN AND IMPLEMENTATION OF A VHDL PROCESSOR FOR DCT BASED IMAGE COMPRESSION
by: Md. Shabiul Islam, et al.
Published: (2017-11-01)

Design and Implementation of High Performance Direct 2D DCT Circuits for HEVC
by: WONG, MAO-JYUN, et al.
Published: (2016)

Design and Implementation of Dual-mode DCT IP Core and Reconfigurable DSP Processor
by: Han-Jen Hsu, et al.
Published: (2003)

A Fast DCT Algorithm for Watermarking in Digital Signal Processor
by: S. E. Tsai, et al.
Published: (2017-01-01)

Scaled AAN for Fixed-Point Multiplier-Free IDCT
by: P. P. Zhu, et al.
Published: (2009-01-01)

The algorithms for 2-D DCT
by: Li-Min Shiue, et al.
Published: (1995)

A distributed arithmetic based CORDIC algorithm and its use in the FPGA implementation of the 2-D IDCT
by: Yang, Yi
Published: (2002)

VLSI Design of High-Performance Process-Variation Resilient DCT
by: Jen-Chieh Tsai, et al.
Published: (2011)

A Reconfigurable Architecture for Entropy Decoders and IDCT in H.264/AVC
by: Shang-Ta Tsai, et al.
Published: (2008)

Design for Testability of 2D-DCT Based on RQ Codes
by: Mu-Chang Tsai, et al.
Published: (2009)

Video Processing using multiplierless 2D-DCT with Algebraic Integers and MR-DCT
by: Nimmalapalli, Sushmabhargavi
Published: (2018)

A Study of True Single Phase Chlocking Methodology of 8x8 IDCT VLSI Design
by: Chen, Tai-Wei, et al.
Published: (1997)

Cannot write session to /tmp/vufind_sessions/sess_vs61tecmjgnp0jku1pnhfebrsd