Multi-Stage and Real-Time Address Trace Generation System Analysis and Implement
碩士 === 國立成功大學 === 電機工程學系 === 86 ===
Main Authors: | Tsai, Wen-Chung, 蔡文宗 |
---|---|
Other Authors: | Kung Ling-Yang |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/88211670517216663851 |
Similar Items
-
High Performance and Low Cost Real-time Address Tracing System
by: Che-Chia Liu, et al.
Published: (2005) -
A Real-Time Address Trace Compressor for Embedded Microprocessors
by: Shyh-Ming Huang, et al.
Published: (2003) -
An Implementation of Multi-Chip Architecture for Real-Time Ray Tracing Based on Parallel Frame Rendering
by: Jinyoung Lee, et al.
Published: (2021-01-01) -
The algorithm and hardware of address generator and memory system for real-time digital image warper
by: WU, WEI-XIAN, et al.
Published: (1987) -
Implementation and Verification of SOPC for Real-Time Dynamic Image Tracing
by: Cheng-Hung Wu, et al.
Published: (2008)