Design and Research of High Voltage P-channel Lateral DMOSFET in CMOS Technology
碩士 === 國立清華大學 === 電機工程研究所 === 86 === The high-voltage lind driving function in most telecommunication systems and planar display circuits is performed by dedicated HVICs or external discrete high voltage components. However, high-voltage line drivers, when integrated with low-voltage signal proce...
Main Authors: | Chang, Hsiuang-Chung, 張湘忠 |
---|---|
Other Authors: | Hsu, Ching-Hsiang |
Format: | Others |
Language: | zh-TW |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32403611941623064445 |
Similar Items
-
The ESD Protection Design of Lateral DMOSFETs
by: Ming Hum Chen, et al.
Published: (2006) -
SOI-based lateral DMOSFETs for high-voltage integrated circuits
by: Lim, Hong Tee
Published: (2000) -
Topology of equivalent circuit of DMOSFET
by: HUNG-LIN CHEN, et al.
Published: (2008) -
Low Actuation Voltage Lateral CMOS MEMS Switch
by: Chang, Ching-Che, et al.
Published: (2012) -
Gated Hall Bar, Mobility Characteristics, and DMOSFET Study in 4H-SiC Power Devices
by: Tsai, Chi-Chung, et al.
Published: (2017)