Design and Implementation of a Low-Voltage Reconfigurable Adaptive Filter
碩士 === 國立臺灣大學 === 電機工程學系 === 86 === A reconfigurable linear adaptive filter chip is proposed, implemented and tested in this thesis. The filter chip has a feedforward module and a feedback module. The feedforward module contains eight half complex taps an...
Main Authors: | Yang, Chih-chieh, 楊智傑 |
---|---|
Other Authors: | Chiueh Tzi-Dar |
Format: | Others |
Language: | en_US |
Published: |
1998
|
Online Access: | http://ndltd.ncl.edu.tw/handle/15392650632224552406 |
Similar Items
-
Design of the Architecture for Real Time Reconfigurable Digital IIR Filter
by: Chin Kai Yang, et al.
Published: (2003) -
Design and Hardware Implementation of the Low Voltage Square Root Domain Filters
by: Jenn-Jiun Chen, et al.
Published: (2003) -
Design of reconfigurable filters
by: Hung-Tao Lu, et al.
Published: (2016) -
Design and Implementation of Quality Optimization Strategy in Adaptive Streaming
by: Chih-Chieh Chan, et al.
Published: (2013) -
Low power/high performance dynamic reconfigurable filter-design
by: Bystrøm, Vebjørn
Published: (2008)