A Fast and Scalable DCT/IDCT Processor Based on CORDIC Algorithm
碩士 === 國立臺灣科技大學 === 電機工程技術研究所 === 86 === Progress in various fields of digital technology have made possible many applications of digital video such as hgh-definition television (HDTV),teleconferencing, and multimedia communications, These applications require high-speed transmission of vast amou...
Main Author: | 李俊凌 |
---|---|
Other Authors: | Hong, Ru-Sheng |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/14801633000485549844 |
Similar Items
-
Scalable DCT/IDCT Processor Design Using Prime-Factor Algorithm
by: TASI JEN CHIEH, et al.
Published: (2001) -
High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation
by: Mao Jen Sun, et al.
Published: (2006) -
Efficient BIST Techniques for Two-Dimensional DCT / IDCT Processor
by: Ting-Yu Chen, et al.
Published: (2003) -
A Design of High Performance 2-D DCT/IDCT Processor
by: 曾盟鈞
Published: (1998) -
The Implementation of A Novel DCT/IDCT Chip
by: Chun-Pin Lin, et al.
Published: (2000)