A Low-Cost High-Symbol-Rate Equalizer Chip for HIPERLAN System
碩士 === 國立中正大學 === 電機工程研究所 === 87 === A low-cost high-symbol-rate equalizer for the receiver of a high-speed local area network that meets the ETSI HIPERLAN standard is proposed in this thesis. Although the HIPERLAN is a Slowly Time-varying Multipath Fading Channel system, the ISI (Inter-s...
Main Authors: | Pei-Lung Lin, 林丕龍 |
---|---|
Other Authors: | Jinn-Shyan Wang |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59768310318801360628 |
Similar Items
-
On the Single Chip Implementation of a Hiperlan/2 and IEEE802.11a Capable Modem
by: Grass, Eckhard, et al.
Published: (2001) -
HiperLan 2 for the wireless local loop
by: Charles, Simon Alex
Published: (2004) -
Internetworking between HIPERLAN/2 and UMTS Networks
by: Chun-Ying Wu, et al.
Published: (2002) -
Design of Fully Integrated HIPERLAN2 Wireless Receiver
by: Alex, Shih-an, Yu, et al.
Published: (2001) -
Analysis of handover algorithms in HiperLAN/2 communication networks
by: Haider, Kamiran
Published: (2004)