Timing/Control Chip Design of a Wireless TDMA Personal Communications System
碩士 === 國立中正大學 === 電機工程研究所 === 87 === In recent years, the development of mobile communications is growing rapidly. Besides the high-tier cellular phone, the low-tier communication system with low-power, low-mobility has been widely used. The major three low-tier systems are the Japanese P...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89018766937811343446 |
id |
ndltd-TW-087CCU00442058 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-087CCU004420582016-02-03T04:32:14Z http://ndltd.ncl.edu.tw/handle/89018766937811343446 Timing/Control Chip Design of a Wireless TDMA Personal Communications System 無線分時多重進接個人通訊系統之時序/控制晶片設計 Wen-Chieh Huang 黃文傑 碩士 國立中正大學 電機工程研究所 87 In recent years, the development of mobile communications is growing rapidly. Besides the high-tier cellular phone, the low-tier communication system with low-power, low-mobility has been widely used. The major three low-tier systems are the Japanese PHS system, the European DECT system, and the North American PACS system. The PACS is a standard adopted by ANSI for Personal Communication Systems in the United States. It is well suited to wireless local loop applications and personal communication services. It provides low-power, low-cost, high capacity, high quality, mobility, and long talk time use; also it has a rich suite of applications in urban district. In this thesis, we integrate the wireless communication system design and VLSI technologies to develop the one-chip TDMA Controller including Channel Coding, Rate Changer, and Timing/Clock/Control sub-modules. Furthermore, we make arrangements for the timing/control interface between RF module and baseband module of physical layer, and the bus interface between physical layer and data link layer. Finally, a speech-in/speech-out loop-back-testing checks the TDMA system timing and verifies the channel coding technology by observing digital signals in the logic analyzer. Wern-Ho Sheen 沈文和 1999 學位論文 ; thesis 61 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中正大學 === 電機工程研究所 === 87 === In recent years, the development of mobile communications is growing rapidly. Besides the high-tier cellular phone, the low-tier communication system with low-power, low-mobility has been widely used. The major three low-tier systems are the Japanese PHS system, the European DECT system, and the North American PACS system.
The PACS is a standard adopted by ANSI for Personal Communication Systems in the United States. It is well suited to wireless local loop applications and personal communication services. It provides low-power, low-cost, high capacity, high quality, mobility, and long talk time use; also it has a rich suite of applications in urban district.
In this thesis, we integrate the wireless communication system design and VLSI technologies to develop the one-chip TDMA Controller including Channel Coding, Rate Changer, and Timing/Clock/Control sub-modules. Furthermore, we make arrangements for the timing/control interface between RF module and baseband module of physical layer, and the bus interface between physical layer and data link layer. Finally, a speech-in/speech-out loop-back-testing checks the TDMA system timing and verifies the channel coding technology by observing digital signals in the logic analyzer.
|
author2 |
Wern-Ho Sheen |
author_facet |
Wern-Ho Sheen Wen-Chieh Huang 黃文傑 |
author |
Wen-Chieh Huang 黃文傑 |
spellingShingle |
Wen-Chieh Huang 黃文傑 Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
author_sort |
Wen-Chieh Huang |
title |
Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
title_short |
Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
title_full |
Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
title_fullStr |
Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
title_full_unstemmed |
Timing/Control Chip Design of a Wireless TDMA Personal Communications System |
title_sort |
timing/control chip design of a wireless tdma personal communications system |
publishDate |
1999 |
url |
http://ndltd.ncl.edu.tw/handle/89018766937811343446 |
work_keys_str_mv |
AT wenchiehhuang timingcontrolchipdesignofawirelesstdmapersonalcommunicationssystem AT huángwénjié timingcontrolchipdesignofawirelesstdmapersonalcommunicationssystem AT wenchiehhuang wúxiànfēnshíduōzhòngjìnjiēgèréntōngxùnxìtǒngzhīshíxùkòngzhìjīngpiànshèjì AT huángwénjié wúxiànfēnshíduōzhòngjìnjiēgèréntōngxùnxìtǒngzhīshíxùkòngzhìjīngpiànshèjì |
_version_ |
1718177374661509120 |