Enhanced Dependent-Based Instruction Window for an X86 Superscalar Microprocessor
碩士 === 國立交通大學 === 資訊工程系 === 87 === Today, superscalar technique is widely applied to high-performance microprocessors. Because multiple instructions are decoded and more functional units are employed, the instruction window must accept more instructions from the decoder and its selection...
Main Authors: | Shih-Wei Perng, 彭世緯 |
---|---|
Other Authors: | Jyh-Jiun Shann |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/06548536646908150682 |
Similar Items
-
Design of an Instruction Fetcher with Address Queue for x86 Superscalar Microprocessors
by: Wang, Michael Jin-Yi, et al.
Published: (1998) -
Fetcher Supporting Unit for an X86 Superscalar Microprocessor
by: Tsai, Jenn-Ming, et al.
Published: (1998) -
Design and Implementation of Memory Unit for X86 Superscalar Microprocessor
by: Kuen-geeng Lee, et al.
Published: (1999) -
Semantic-Based Load/Store Scheduling for X86 Superscalar Microprocessors
by: Kuen-Cheng Chiang, et al.
Published: (2000) -
The Design of the Decoding Unit with High Issue Rate for an X86 Superscalar Microprocessor
by: Cheng, Shin-Ki, et al.
Published: (1998)