Design and Analysis of CMOS Pipeline High Speed Analog to Digital Converter
碩士 === 國立交通大學 === 電子工程系 === 87 === Abstract In this thesis, the advantage and the architecture of the pipeline ADC is described. The digital error correction technique is explained in detail. Furthermore, the error source of the pipeline analog-to-digital converter is shown...
Main Authors: | Jun-Ren Shih, 施俊任 |
---|---|
Other Authors: | Jiin-Chuan Wu |
Format: | Others |
Language: | en_US |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92588909541938938919 |
Similar Items
-
The Design of CMOS Pipelined Analog-to-Digital Converter
by: Chong-Bin Liao, et al.
Published: (2000) -
The Design and Analysis of High-Speed CMOS Digital-to-Analog and Analog-to-Digital Converters
by: Kang, Tzung-Hung, et al.
Published: (1997) -
Design of High-Speed Pipelined Analog-to-Digital Converters
by: Shin-SyongHuang, et al.
Published: (2010) -
High speed CMOS analog to digital converter design
by: CHEN,BO-YUE, et al.
Published: (1990) -
High speed CMOS analog to digital converter design and analysis
by: HONG, YU-CHENG, et al.
Published: (1992)