Low-Power Phase-Locked Loop Design
碩士 === 淡江大學 === 電機工程學系 === 87 === Phase-locked loops are basic component used extensively in many analogy and digital systems. Such as the phase-locked loop can be used in clock recovery of communication system, and frequency synthesizer of wireless communication system. Recently, due to the mobil...
Main Authors: | Liao Huan-Sen, 廖煥森 |
---|---|
Other Authors: | cheng Kuo-Hsing |
Format: | Others |
Language: | zh-TW |
Published: |
1999
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22598479195377802704 |
Similar Items
-
Design of Low Jitter Phase-Locked Loop
by: Xin-Sheng Liao, et al.
Published: (2008) -
Microwave and Millimeter wave Low Phase Noise Phase Locked Loop and Divider less Sub harmonically Injection locked Quadrature Frequency locked Loop
by: Han-Sen Yang, et al.
Published: (2019) -
Low-Power and Low Phase-Error Phase-Locked Loop Design
by: Lin-Jiunn Tzou, et al.
Published: (2000) -
GHz Phase-Locked Loop Design with Low-Power
by: Chih-Ming Chang, et al.
Published: (2005) -
Optimization of Low Power Phase-Locked Loop Design
by: DIARY Sulaiman
Published: (2020-05-01)