ASIC implementationof DCT
碩士 === 義守大學 === 電子工程學系 === 88 === With the significant property of high signal density, discrete cosine transform (DCT) has been applied in many fields of digital signal processing. The design of the DCT or IDCT chips need to consider several important factors such as the chip area, runni...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/95414103571037761257 |
id |
ndltd-TW-088ISU00428013 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-088ISU004280132015-10-13T10:56:26Z http://ndltd.ncl.edu.tw/handle/95414103571037761257 ASIC implementationof DCT 離散餘弦轉換之特殊應用積體電路實作 Chen-Maih Ke 柯清邁 碩士 義守大學 電子工程學系 88 With the significant property of high signal density, discrete cosine transform (DCT) has been applied in many fields of digital signal processing. The design of the DCT or IDCT chips need to consider several important factors such as the chip area, running frequency and delay time. In this paper, we develop an architectures for DCT computation and compared with architectures that other authors presented before. The ASIC implementation for these DCT architectures is carry out by using Verilog hardware description language to synthesis the cell-based and an Altera Flex 10 k chip. Yu-Jung Huang 黃有榕 2000 學位論文 ; thesis 80 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 義守大學 === 電子工程學系 === 88 === With the significant property of high signal density, discrete cosine transform (DCT) has been applied in many fields of digital signal processing. The design of the DCT or IDCT chips need to consider several important factors such as the chip area, running frequency and delay time. In this paper, we develop an architectures for DCT computation and compared with architectures that other authors presented before. The ASIC implementation for these DCT architectures is carry out by using Verilog hardware description language to synthesis the cell-based and an Altera Flex 10 k chip.
|
author2 |
Yu-Jung Huang |
author_facet |
Yu-Jung Huang Chen-Maih Ke 柯清邁 |
author |
Chen-Maih Ke 柯清邁 |
spellingShingle |
Chen-Maih Ke 柯清邁 ASIC implementationof DCT |
author_sort |
Chen-Maih Ke |
title |
ASIC implementationof DCT |
title_short |
ASIC implementationof DCT |
title_full |
ASIC implementationof DCT |
title_fullStr |
ASIC implementationof DCT |
title_full_unstemmed |
ASIC implementationof DCT |
title_sort |
asic implementationof dct |
publishDate |
2000 |
url |
http://ndltd.ncl.edu.tw/handle/95414103571037761257 |
work_keys_str_mv |
AT chenmaihke asicimplementationofdct AT kēqīngmài asicimplementationofdct AT chenmaihke lísànyúxiánzhuǎnhuànzhītèshūyīngyòngjītǐdiànlùshízuò AT kēqīngmài lísànyúxiánzhuǎnhuànzhītèshūyīngyòngjītǐdiànlùshízuò |
_version_ |
1716833438714036224 |