Implemenation and Formal Verification of 64-bit Pipelined Floating Point Unit
碩士 === 國立交通大學 === 資訊科學系 === 89 === In this thesis, we present an implemented design "Floating Point Unit", and extend Chen and Bryant's method to verify a pipelined arithmetic circuit. First, implement a 64-bit pipelined Floating Point Unit that suppor...
Main Authors: | Yue-Fon Lin, 林裕峰 |
---|---|
Other Authors: | Yirng-An Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72816588406463752429 |
Similar Items
-
Are IEEE 754 32-Bit and 64-Bit Binary Floating-Point Accurate Enough?
by: Bernaridho Hutabarat, et al.
Published: (2011-09-01) -
Formal verification of a 32-bit pipelined RISC processor
by: Darwish, Mohammad Mostafa
Published: (2009) -
Formal verification of a 32-bit pipelined RISC processor
by: Darwish, Mohammad Mostafa
Published: (2009) -
Vectorized 128-bit Input FP16/FP32/FP64 Floating-Point Multiplier
by: Stenersen, Espen
Published: (2008) -
Design of a 64-bit Versatile Cost-Effective Hybrid Floating-Point/LNS Arithmetic Processor
by: Chih-Chier Hsiao, et al.
Published: (2007)