Noise Simulation for RF CMOS
碩士 === 國立交通大學 === 電子工程系 === 89 === Due to great flourish of wireless communications, radio-frequency integrated circuits (RF IC’s) are becoming more in demand. The majority of RF IC’s are typically implemented in GaAs or silicon bipolar technologies because of their relative-ly high unity...
Main Authors: | Yu-Tsao Chang, 張育造 |
---|---|
Other Authors: | Tahui Wang |
Format: | Others |
Language: | en_US |
Published: |
2000
|
Online Access: | http://ndltd.ncl.edu.tw/handle/06605845504532164180 |
Similar Items
-
Impacts of Noise on the CMOS RF Integrated Circuits
by: Meng-Ting Hsu, et al.
Published: (2004) -
CMOS RF VCO Design with Substrate Noise Consideration
by: Chih-Sung Chien, et al.
Published: (2005) -
Noise and Linearity Improvement Techniques for CMOS RF Front-end
by: Shih-Chieh Chou, et al.
Published: (2008) -
Layout Dependent Parasitic and Device Parameters Extraction Methods for RF CMOS Simulation and Noise Analysis in Nano Si CMOS Technology
by: Lou, Yi-Jen, et al.
Published: (2015) -
A RF CMOS Low Noise Amplifier for WiMAX
by: Hsiao-Ping Fan, et al.
Published: (2009)