Design and Analysis of CMOS Two-Step Analog to Digital Converter
碩士 === 國立交通大學 === 電子工程系 === 89 === In this thesis, a CMOS two-step A/D converter with digital error correction circuit is described. The main components, coarse comparators and fine comparators, are designed and analyzed in detail. The reference voltage generator is a resistor ladder that...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00915246600527919870 |
id |
ndltd-TW-089NCTU0428032 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-089NCTU04280322016-01-29T04:28:14Z http://ndltd.ncl.edu.tw/handle/00915246600527919870 Design and Analysis of CMOS Two-Step Analog to Digital Converter 互補式金氧半兩階式類比至數位轉換器之設計與分析 Jen-Che Tsai 蔡仁哲 碩士 國立交通大學 電子工程系 89 In this thesis, a CMOS two-step A/D converter with digital error correction circuit is described. The main components, coarse comparators and fine comparators, are designed and analyzed in detail. The reference voltage generator is a resistor ladder that divides the top and the bottom reference voltages. The D/A converter utilizes a switch box merged with the voltage generator, instead of using an operation amplifier. The top and the bottom reference voltages are 1V and 0V, respectively. So, the input voltage range of the A/D converter is from 0V to 1V. The simulation results performed by HSPICE show that the A/D converter achieves 8-bit resolution at 50M sampling rate when the supply voltage is 3.3V.The A/D converter is implemented by a 1P4M 0.35um CMOS process. The chip area of the A/D converter with pad is only 1.4mm x 1.3 mm because the capacitors in the A/D converter are formed by PMOS. The chip has been tested and the power consumption without output buffers at 3.3V, 50MSample/s is less than 40mW. Jiin-Chuan Wu 吳錦川 2001 學位論文 ; thesis 0 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電子工程系 === 89 === In this thesis, a CMOS two-step A/D converter with digital error correction circuit is described. The main components, coarse comparators and fine comparators, are designed and analyzed in detail. The reference voltage generator is a resistor ladder that divides the top and the bottom reference voltages. The D/A converter utilizes a switch box merged with the voltage generator, instead of using an operation amplifier. The top and the bottom reference voltages are 1V and 0V, respectively. So, the input voltage range of the A/D converter is from 0V to 1V. The simulation results performed by HSPICE show that the A/D converter achieves 8-bit resolution at 50M sampling rate when the supply voltage is 3.3V.The A/D converter is implemented by a 1P4M 0.35um CMOS process. The chip area of the A/D converter with pad is only 1.4mm x 1.3 mm because the capacitors in the A/D converter are formed by PMOS. The chip has been tested and the power consumption without output buffers at 3.3V, 50MSample/s is less than 40mW.
|
author2 |
Jiin-Chuan Wu |
author_facet |
Jiin-Chuan Wu Jen-Che Tsai 蔡仁哲 |
author |
Jen-Che Tsai 蔡仁哲 |
spellingShingle |
Jen-Che Tsai 蔡仁哲 Design and Analysis of CMOS Two-Step Analog to Digital Converter |
author_sort |
Jen-Che Tsai |
title |
Design and Analysis of CMOS Two-Step Analog to Digital Converter |
title_short |
Design and Analysis of CMOS Two-Step Analog to Digital Converter |
title_full |
Design and Analysis of CMOS Two-Step Analog to Digital Converter |
title_fullStr |
Design and Analysis of CMOS Two-Step Analog to Digital Converter |
title_full_unstemmed |
Design and Analysis of CMOS Two-Step Analog to Digital Converter |
title_sort |
design and analysis of cmos two-step analog to digital converter |
publishDate |
2001 |
url |
http://ndltd.ncl.edu.tw/handle/00915246600527919870 |
work_keys_str_mv |
AT jenchetsai designandanalysisofcmostwostepanalogtodigitalconverter AT càirénzhé designandanalysisofcmostwostepanalogtodigitalconverter AT jenchetsai hùbǔshìjīnyǎngbànliǎngjiēshìlèibǐzhìshùwèizhuǎnhuànqìzhīshèjìyǔfēnxī AT càirénzhé hùbǔshìjīnyǎngbànliǎngjiēshìlèibǐzhìshùwèizhuǎnhuànqìzhīshèjìyǔfēnxī |
_version_ |
1718170898744213504 |