Design and Analysis of CMOS Two-Step Analog to Digital Converter
碩士 === 國立交通大學 === 電子工程系 === 89 === In this thesis, a CMOS two-step A/D converter with digital error correction circuit is described. The main components, coarse comparators and fine comparators, are designed and analyzed in detail. The reference voltage generator is a resistor ladder that...
Main Authors: | Jen-Che Tsai, 蔡仁哲 |
---|---|
Other Authors: | Jiin-Chuan Wu |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00915246600527919870 |
Similar Items
-
Design of 10-bits High-Speed CMOS Two-Step Analog-to-Digital Converter
by: Tseng, Bor-Min, et al.
Published: (1996) -
Analysis and Design of CMOS Analog-to-Digital Converter
by: Jin-Cheng Huang, et al.
Published: (1995) -
The Design of A 10-Bit CMOS Pipelined Analog-to-Digital Converter
by: Kuo, Kuo-Jen, et al.
Published: (1997) -
The Design and Analysis of High-Speed CMOS Digital-to-Analog and Analog-to-Digital Converters
by: Kang, Tzung-Hung, et al.
Published: (1997) -
The Design of CMOS Pipelined Analog-to-Digital Converter
by: Chong-Bin Liao, et al.
Published: (2000)