Fring-Induced-Barrier-Lowing (FIBL) Effect in Sub-100nm MOSFETs with High-K Gate Dielectric
碩士 === 國立清華大學 === 電子工程研究所 === 89 === Recently studies have shown that by adapting high-K gate dielectric, deep sub-micron MOSFET suffers short channel effect caused by the fringing electric fields from gate to source/drain regions. In this work, a simulation-based analysis of multiple gate stack str...
Main Authors: | Chen-Hsiao Lai, 賴成孝 |
---|---|
Other Authors: | Ya-Chin King |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78662439143566566244 |
Similar Items
-
Shallow junctions on pillar sidewalls for sub-100-nm vertical MOSFETs
by: Gili, E., et al.
Published: (2006) -
Device design and process technology for sub-100 nm SOI MOSFET's
by: Wei, Andy, 1972-
Published: (2010) -
Schottky Barrier Source/Drain MOSFET Using Platinum Silicide With High-K Gate Dielectric and Metal-Gate Electrode
by: Ku, Teng-Chieh, et al.
Published: (2012) -
Analysis of Capacitance Behavior in 100 nm SOI CMOS VLSI Devices with High-K Gate Dielectrics
by: Yu-Sheng Lin, et al.
Published: (2005) -
Study of germanium MOSFETs with ultrathin high-k gate dielectrics
by: Chen, Jer-hueih
Published: (2008)