Load Balanced Birkhoff-von Neumann Switches with Multi-stage Buffering
碩士 === 國立清華大學 === 電機工程學系 === 89 === The main objective of this thesis is to solve the out-of-sequence problem that occurs in the load balanced Birkhoff-von Neumann switch with one-stage buffering. We do this by adding a load-balancing buffer in front of the first stage and a re...
Main Authors: | Ching-Ming Lien, 連卿閔 |
---|---|
Other Authors: | Cheng-Shang Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/86487377842790246820 |
Similar Items
-
Load Balanced Birkhoff-von Neumann Switches
by: Yi-Shean Jou, et al.
Published: (2000) -
Birkhoff-von Neumann Switch with Deflection Based Load Balancing
by: S. Durković, et al.
Published: (2017-06-01) -
DDR SDRAM Buffer Management in Advanced TCA Based Load Balanced Birkhoff-von Neumann Switch
by: I-Fan Lin, et al.
Published: (2008) -
Modular Design and Implement Load Balanced Birkhoff - Von Neumann Switch
by: Yu - Chih Hsieh, et al.
Published: (2003) -
Multicast Load-Balanced Birkhoff-Von Neumann Switch With Greedy Scheduling
by: Srdjan Durkovic, et al.
Published: (2020-01-01)