Circuit Design For Viterbi Decoder Of Trellis Code
碩士 === 國立臺灣大學 === 電信工程學研究所 === 89 ===
Main Authors: | Tien-Hui Chen, 陳添輝 |
---|---|
Other Authors: | Mao-Chao Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22962927513709987968 |
Similar Items
-
THE IMPLEMENTATION OF AN IRREGULAR VITERBI TRELLIS DECODER
by: Lavin, Christopher
Published: (2007) -
MODIFIED VITERBI DECODING ALGORITHM FOR CIRCULAR TRELLIS-CODED MODULATION
by: Cui, Xiaoxiao
Published: (2000) -
Circuit Design of Suboptimal Decoders for Trellis Codes with a Convolutional Processor
by: Chuen-Young Shieh, et al.
Published: (2000) -
Design of the Viterbi Decoder for Convolutional Code Application
by: Liu,Hung-Chih, et al.
Published: (2015) -
Design and implementation of Viterbi decoder
by: CHEN, PEI-CHENG, et al.
Published: (1987)