Design of Efficient VLSI Architectures:Multiplier, 2-D Digital Filter, and Adaptive Digital Filter
博士 === 國立臺灣大學 === 電機工程學研究所 === 89 === In this dissertation, we propose several efficient very-large-scale-integration (VLSI) architectures and algorithms including fixed-width multipliers, two-dimensional (2-D) digital filter, and delay least-mean-square (DLMS)-based as well as recursive-...
Main Authors: | Lan-Da Van, 范倫達 |
---|---|
Other Authors: | Wu-Shiung Feng |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21849845445622361753 |
Similar Items
-
NEW ARCHITECTURES AND IMPLEMENTATIONS OF FIR FILTERS USING EFFICIENT MULTIPLIERS
by: Van, Lan - Da, et al.
Published: (1997) -
Architectures for the VLSI implementation of digital filters
by: Matharu, P. S.
Published: (1988) -
New VLSI architectures for 2-D digital filtering
by: 彭岫麟
Published: (1992) -
VLSI architecture for adaptive digital filtering utilising number theoretic transform
by: Amir-Alikhani, H.
Published: (1984) -
VLSI implementations for wave digital filtering
by: Singh, Rajinder Jit
Published: (1993)