A CAD Tool for System-on-a-Chip Design Based on Self-timed Technology
碩士 === 大同大學 === 資訊工程研究所 === 89 === Because of the advance of VLSI technology, the number of transistors in a single chip increases exponentially. A single chip now may contain sub-billion transistors and thus can hold the whole system inside. Since traditional CAD tools cannot effectively...
Main Authors: | Kuan-Wei Lin, 林冠維 |
---|---|
Other Authors: | Fu-Chiung Cheng |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/99500295622246331741 |
Similar Items
-
Design and Implementation of Optimization Algorithms in a CAD Tool for System-on-chip Design
by: Ming-Hsiu Chiang, et al.
Published: (2003) -
A Web-based CAD tool for System On a Chip Design: Specification and Optimization
by: Ya-Wen Lin, et al.
Published: (2000) -
A Web-based CAD tool for System On a Chip Design: Translation and Optimization
by: Wen-Chou Tseng, et al.
Published: (2000) -
Physical Design of Optoelectronic System-on-a-Chip/Package Using Electrical and Optical Interconnects:
CAD Tools and Algorithms
by: Seo, Chung-Seok
Published: (2005) -
TECHNOLOGY MAPPING TOOL FOR VLSI CAD
by: D. I. Cheremisinov
Published: (2017-03-01)