Architecture design, computer simulation and FPGA realization of^^blind carrier phase recovery for a 64-QAM demodulator
碩士 === 國立中正大學 === 電機工程研究所 === 90 === In this thesis, we discuss the very important subject of carrier phase synchronization as applied to communication systems using 64-QAM modulation. Under nonideal channel conditions including AWGN(Additive White Gaussian Noise) , the blind carrier phas...
Main Authors: | CHUN-CHU CHEN, 陳春竹 |
---|---|
Other Authors: | Thomas T. Fang |
Format: | Others |
Language: | en_US |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41846009459351488099 |
Similar Items
-
Computer Simulation of Symbol Timing and Carrier Phase Recovery of a 64-QAM Demodulator
by: Chu, Jenn-Lainn, et al.
Published: (1998) -
64 QAM carrier recovery simulation and demodulator implementation
by: Yang, Qi Huang, et al.
Published: (1995) -
Computer Simulation of Symbol Timing and Carrier Phase Recovery of a 256-QAM Demodulator
by: Yan-Xing Li, et al.
Published: (1999) -
The design of carrier recovery circuit of 64 QAM signals
by: Zhou, Shao Yu, et al.
Published: (1995) -
FPGA Hardware Realization of a New Architecture for PACS Demodulator
by: Ming-Hong Ni, et al.
Published: (2000)