Exploiting X86 Front-end Parallelism with Program Trace Support
博士 === 國立交通大學 === 資訊工程系 === 90 === The front-end units, the instruction stream buffer and the fetcher, are the key elements for achieving high instruction bandwidth. However, in x86 superscalar processors, the variable-length instructions and the complex addressing system make fetching mu...
Main Authors: | Jih-ching Chiu, 邱日清 |
---|---|
Other Authors: | Chung-Ping Chung |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29519259549200384120 |
Similar Items
-
X86 Instruction Stream Buffers with Trace Support
by: I-Huan Huang, et al.
Published: (1999) -
A Review of Memory Errors Exploitation in x86-64
by: Conor Pirry, et al.
Published: (2020-06-01) -
Epsim: A Scalable and Parallel Marssx86 Simulator With Exploiting Epoch-Based Execution
by: Minseong Kim, et al.
Published: (2019-01-01) -
Low-Voltage Low-Power CMOS Radio Frequency Receiver Front-end Circuits
by: Jih-Hsin Wang, et al.
Published: (2008) -
Lenovo acquires IBM's x86 low-end server business
by: Singh Pal Netra
Published: (2015-01-01)