Logic Extraction from Transistor Level Circuit Netlists
碩士 === 國立交通大學 === 電子工程系 === 90 === The problem of finding subcircuits in a larger circuit arises in many contexts in computer-aided design. This is a problem currently solved by using various heuristics purely based on graph isomorphism. Such techniques, however, cannot utilize any circui...
Main Authors: | Lily Huang, 黃自立 |
---|---|
Other Authors: | Jing-Yang Jou |
Format: | Others |
Language: | en_US |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/07886149177730535745 |
Similar Items
-
On Hierarchical Submodule Extraction for Transistor Netlists
by: Yi-Wei Lin, et al.
Published: (2003) -
Detecting Tangled Logic Structures in VLSI Netlists
by: Jindal, Tanuj
Published: (2010) -
Matlab Symbolic Circuit Analysis and Simulation Tool Using PSpice Netlist for Circuits Optimization
by: Ogri J. Ushie, et al.
Published: (2015-04-01) -
Matlab Symbolic Circuit Analysis and Simulation Tool Using PSpice Netlist for Circuits Optimization
by: Ogri J. Ushie, et al.
Published: (2015-04-01) -
Automated Synthesis of Sigma-Delta Modulators from System Architecture to OPAMP Circuit Netlist
by: Chih-Yuan Chen, et al.
Published: (2011)