The Study of PLL and DLL and Its Application to Low Cost Tester
碩士 === 國立交通大學 === 電資學院學程碩士班 === 90 === A timing generator (TG) is the most important part on the tester timing control system. It is the key factor for speeding up tester's cycle rate. Here, This research uses an alternative way to build our tester timing generator. It is different f...
Main Authors: | Yu-Lang Chen, 陳玉郎 |
---|---|
Other Authors: | Chen-Ye Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22954784925474425620 |
Similar Items
-
Design and Application of CMOS PLL/DLL
by: June-Ming Hsu, et al.
Published: (1999) -
Implementation and Application of CMOS DLL/PLL
by: Guang-Kaai Dehng, et al.
Published: (2001) -
The Realization of Clock Recovery Circuit with DLL and PLL
by: Chua-hua Lee, et al.
Published: (1999) -
Analysis and Design of CMOS PWCL/DLL and PLL
by: Sung-Rung Han, et al.
Published: (2004) -
Design of Fast-Locking PLL Combined with DLL for 1.8 GHz Wireless Communication System
by: Ting-LinWu, et al.
Published: (2015)