A Functional Test Methodology for an Embedded Processor
碩士 === 國立清華大學 === 電機工程學系 === 90 === A functional test methodology for processor is introduced in this thesis. A processor core based on ARM instruction set is applied as the target processor. When we have functional constraints on individual stage and with proper design rules and partitio...
Main Authors: | Shih-Chieh Tsai, 蔡世傑 |
---|---|
Other Authors: | Tsin-Yuan Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2002
|
Online Access: | http://ndltd.ncl.edu.tw/handle/44982634884920592848 |
Similar Items
-
A Self-Testing Methodology of Functional Path Delay Fault Test for Embedded Processor
by: Hau-Han Lee, et al.
Published: (2003) -
DFT processor Design Using Distributed Arithmetic (DA) Method
by: Tsai, Shih-Chieh, et al.
Published: (1996) -
A Hybrid Method on Functional Testing for Embedded Processor Cores
by: Min-Chien Chen, et al.
Published: (2003) -
Energy-efficient Instruction Delivery for Embedded Processors
by: Yi-YingTsai, et al.
Published: (2010) -
An Embedded-Processor-Driven Platform for SOC Testing
by: Yu-Ting Hung, et al.
Published: (2002)