BUFFER MANAGEMENT MECHANISMS FOR HIGH-SPEED SWITCHES
博士 === 國立中正大學 === 電機工程研究所 === 91 === The increasing speed of network resources can’t keep up with the growth of network traffic, so how to manage them effectively is an important issue. In this thesis, we primarily propose different mechanisms to manage the buffer usage. First, a dynamic...
Main Authors: | Jui-Pin YANG, 楊瑞賓 |
---|---|
Other Authors: | Yuan-San CHU |
Format: | Others |
Language: | en_US |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74957830406584831325 |
Similar Items
-
A Fair Buffer Management Architecture for High Speed Packet Switch
by: Kai-Pin Yen, et al.
Published: (2003) -
Buffer Management and Switch Routing for High-Speed ATM and IP Networks
by: PO-Chou Lin, et al.
Published: (2003) -
Hardware Realization of Buffer Management Scheme for High-Speed Switches/Routers
by: Wun-Yuan Tsao, et al.
Published: (2000) -
VLSI support for scheduling and buffer management in high speed packet-switched networks
by: Kazemi-Nia, Mehdi
Published: (2009) -
VLSI support for scheduling and buffer management in high speed packet-switched networks
by: Kazemi-Nia, Mehdi
Published: (2009)