Analysis and Design of Low-Power Digital CMOS Circuits Using Voltage Scaling Approaches
博士 === 國立中正大學 === 電機工程研究所 === 91 === CMOS Integrated circuits (ICs) featuring high frequency and high capacity has made power consumption a critical design concern. Since the power consumption is proportional to the supply voltage, we proposed several voltage scaling approaches in this dissertation...
Main Author: | 謝尚志 |
---|---|
Other Authors: | Jinn-Shyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74066447717657089839 |
Similar Items
-
An Improved Low Voltage/Low Power Multi-Threshold CMOS Digital Circuit Design
by: Jiann-Shing Shieh, et al.
Published: (1999) -
Low Power and Low Voltage CMOS VLSI Cache Circuit Designs
by: Perng-Fei Lin, et al.
Published: (2001) -
Low-Power CMOS Circuits Design Using the Clustered Voltage Scaling Scheme and the Adaptive Supply Voltage and Body Bias
by: Yan Chao Huang, et al.
Published: (2003) -
High-Voltage Circuit Design in Low-Voltage CMOS Processes
by: Shih-Lun Chen, et al.
Published: (2006) -
CMOS circuit design for low reference voltage using bandgap
by: 黃全興
Published: (2003)