Design of High-Performance Low-Power Flip-Flops and Adders
碩士 === 國立中正大學 === 電機工程研究所 === 91 === Designs of VLSI is getting into the System-On-Chip (SOC) age, therefore low-power has became an important goal to be reached. One of the power consumption is usually provided by the storage devices of SOC system. So the design of low-power storage devices is the...
Main Authors: | Zu-Wen Huang, 黃主文 |
---|---|
Other Authors: | Jinn-Shyan Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79167144883727963307 |
Similar Items
-
Low Power and High Performance Flip Flop Design and Implementation
by: Chen-Syuan Wong, et al.
Published: (2015) -
Comparative study on low-power high-performance flip-flops
by: Oskuii, Saeeid Tahmasbi
Published: (2004) -
Design and Analysis of Metastable-Hardened, High-Performance, Low-Power Flip-Flops
by: Li, David
Published: (2011) -
Design and Analysis of Metastable-Hardened, High-Performance, Low-Power Flip-Flops
by: Li, David
Published: (2011) -
Low Power Flip-Flop and Reconfigurable FIFO Design
by: Tsai, Chi-Ken, et al.
Published: (2004)