A Novel Embedded EEPROM Using Trench Floating Gate
碩士 === 國立清華大學 === 電子工程研究所 === 91 === This study proposes a new kind of single poly EEPROM. The process steps and operation voltage of this structure are within tolerated CMOS logic process, which could apply to embedded memory. The differences between the new single poly trench...
Main Authors: | Shin-Chang Feng, 馮信彰 |
---|---|
Other Authors: | Ya-Chin King |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25697089954972169698 |
Similar Items
-
The floating-gate EEPROM operating in weak inversion as a device for programmable synapses
by: GAO,CHENG-YONG, et al.
Published: (1991) -
Study of the Data Retention Characteristics in N-Channel Flash EEPROM with Different Floating Gate Materials
by: Bo-chang Wu, et al.
Published: (2000) -
Circuits and Systems Design for Embedded EEPROM
by: Ying-Chu Lin, et al. -
The programming capability characterization study of split gate EEPROM cell
by: YANG, LI-YANG, et al.
Published: (1997) -
Circuit design of step-down voltage regulators for Embedded EEPROM
by: Chun-Chen Liao, et al.
Published: (2007)