2.4GHz CMOS wireless communication RF transmitter circuit design
碩士 === 國立海洋大學 === 電機工程學系 === 91 === Abstract This thesis presents the design of a 2.4GHz CMOS wireless communication RF transmitter circuit. The transmitter contains power amplifier (PA), a quadrature up conversion mixer and quadrature voltage control oscillator (VCO). We imple...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2003
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/68250004785813953804 |
| id |
ndltd-TW-091NTOU0442019 |
|---|---|
| record_format |
oai_dc |
| spelling |
ndltd-TW-091NTOU04420192016-06-22T04:26:45Z http://ndltd.ncl.edu.tw/handle/68250004785813953804 2.4GHz CMOS wireless communication RF transmitter circuit design 2.4GHzCMOS射頻無線通訊發射端電路設計 吳凱毅 碩士 國立海洋大學 電機工程學系 91 Abstract This thesis presents the design of a 2.4GHz CMOS wireless communication RF transmitter circuit. The transmitter contains power amplifier (PA), a quadrature up conversion mixer and quadrature voltage control oscillator (VCO). We implement it in TSMC 0.35um CMOS process. For enough output power and good efficiency, we adopt two-stage differential power amplifier, simulation results show that single power amplifier provides 17.44dBm output power and 22% maximum power added efficiency. Quadrature up conversion mixer provides 1.45dB conversion gain, -8dBm 1dB-compression point (P1dB), 2.59dBm Third-Order Intermodulation Intercept Point (IP3). Quadrature VCO with 100MHz tuning range and —115.18dBc phase noise at 1MHz offset. Finally, the transmitter shows the simulation results of 14.29dB conversion gain, -8dBm 1dB-compression point, -0.92dBm Third-Order Intermodulation Intercept Point. Whole transmitter power consumption is 182.825mW. 劉萬榮 2003 學位論文 ; thesis 69 zh-TW |
| collection |
NDLTD |
| language |
zh-TW |
| format |
Others
|
| sources |
NDLTD |
| description |
碩士 === 國立海洋大學 === 電機工程學系 === 91 === Abstract
This thesis presents the design of a 2.4GHz CMOS wireless communication RF transmitter circuit. The transmitter contains power amplifier (PA), a quadrature up conversion mixer and quadrature voltage control oscillator (VCO). We implement it in TSMC 0.35um CMOS process. For enough output power and good efficiency, we adopt two-stage differential power amplifier, simulation results show that single power amplifier provides 17.44dBm output power and 22% maximum power added efficiency. Quadrature up conversion mixer provides 1.45dB conversion gain, -8dBm 1dB-compression point (P1dB), 2.59dBm Third-Order Intermodulation Intercept Point (IP3). Quadrature VCO with 100MHz tuning range and —115.18dBc phase noise at 1MHz offset. Finally, the transmitter shows the simulation results of 14.29dB conversion gain, -8dBm 1dB-compression point, -0.92dBm Third-Order Intermodulation Intercept Point. Whole transmitter power consumption is 182.825mW.
|
| author2 |
劉萬榮 |
| author_facet |
劉萬榮 吳凱毅 |
| author |
吳凱毅 |
| spellingShingle |
吳凱毅 2.4GHz CMOS wireless communication RF transmitter circuit design |
| author_sort |
吳凱毅 |
| title |
2.4GHz CMOS wireless communication RF transmitter circuit design |
| title_short |
2.4GHz CMOS wireless communication RF transmitter circuit design |
| title_full |
2.4GHz CMOS wireless communication RF transmitter circuit design |
| title_fullStr |
2.4GHz CMOS wireless communication RF transmitter circuit design |
| title_full_unstemmed |
2.4GHz CMOS wireless communication RF transmitter circuit design |
| title_sort |
2.4ghz cmos wireless communication rf transmitter circuit design |
| publishDate |
2003 |
| url |
http://ndltd.ncl.edu.tw/handle/68250004785813953804 |
| work_keys_str_mv |
AT wúkǎiyì 24ghzcmoswirelesscommunicationrftransmittercircuitdesign AT wúkǎiyì 24ghzcmosshèpínwúxiàntōngxùnfāshèduāndiànlùshèjì |
| _version_ |
1718320335402565632 |