Digital Circuit Design of EDFT Algorithm for Power Systems
碩士 === 國立臺灣大學 === 電機工程學研究所 === 91 === This thesis focuses on the measurement unit of synchronized phasor measurement unit (PMU). PMU is used to measure the phasor and frequency parameters of voltage and current in the power systems. We design digital circuit of basic EDFT algorithm by VHDL and schem...
Main Authors: | Shih-Chieh Ou, 歐士傑 |
---|---|
Other Authors: | chih-wen Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2003
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08259057367580024090 |
Similar Items
-
Development of Hardware EDFT Based Phasor Calculation
by: Chih-Yuan Cheng, et al.
Published: (2009) -
SOPC-based Harmonic EDFT Phasor Calculation
by: Shu-Yu Chou, et al.
Published: (2010) -
Contactless Circuit Design for Constant Power Piezoelectricity-Driven System
by: Yi-fu Ou, et al.
Published: (2012) -
Digital Circuit Design of Wavelet- Probabilistic Network Algorithm for Power Systems
by: Chia-Hao Wang, et al.
Published: (2005) -
The Integration of Semiconductor Power Switch and Built-in Snubber Circuit
by: Shih Chieh Chien, et al.
Published: (2013)