Performance Analysis of Two-Phase Vector Clocks for Causal Event Ordering in Distributed Systems
碩士 === 國立中正大學 === 資訊工程研究所 === 92 === Vector clocks are used widely to ensure the ordering of events in distributed systems. The vector clock needs theoretical unbounded space to operate. Using a larger bit size for clock values (such as 32 or 64 bits) avoids the prob...
Main Authors: | Shin-Nan Yang, 楊信男 |
---|---|
Other Authors: | SingLing Lee |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/48691345570011267156 |
Similar Items
-
Design of Multi-resolution Jitter Measurement Circuit without Reference Clock
by: Hsin-Nan Hsieh, et al.
Published: (2005) -
Models for Master-Slave Clock Distribution Networks with Third-Order Phase-Locked Loops
by: José Roberto Castilho Piqueira, et al.
Published: (2007-01-01) -
Single event transient effects in clock distribution networks
by: Quispe, Raul Dario Chipana
Published: (2015) -
Single event transient effects in clock distribution networks
by: Quispe, Raul Dario Chipana
Published: (2015) -
Single event transient effects in clock distribution networks
by: Quispe, Raul Dario Chipana
Published: (2015)