Low Power Non-uniform Multi-bank/channel Cache Architectures for Wire-delay Dominated Large On-Chip Caches
碩士 === 國立中正大學 === 資訊工程研究所 === 92 ===
Main Authors: | Chih-Heng Kang, 康智恆 |
---|---|
Other Authors: | Tien-Fu Chen |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/33737157880697104179 |
Similar Items
-
An Express Network-on-Chip (ExNoC) Cache Architecture for Large Caches
by: Wu, Huaping
Published: (2011) -
Heterogeneous Cache Architecture in Network-on-Chips
by: Pattabiraman, Aishwariya
Published: (2011) -
A Hybrid Network-on-Chip and Segmented Bus Architecture for Large Caches
by: Velayutham, Chandru
Published: (2009) -
Performance and Power Evaluation for Non-Uniform Cache Architecture
by: Po-Hong Lin, et al.
Published: (2008) -
Cache Partitioning and Caching Strategies for Device-to-Device Caching Systems
by: Minjoong Rim, et al.
Published: (2021-01-01)