Design and Simulation of Dual-Loop Charge-Pump PLL with Fast-Lock
碩士 === 朝陽科技大學 === 資訊工程系碩士班 === 92 === ABSTRACT Phase-Locked Loop (PLL) is very popular and important in the applications of Integrated circuit field. Examples of the applications that use PLL include clock and data recovery, clock synthesis or synchronization, frequency synthesis, and PLL modulator...
Main Authors: | Yu-hua Ma, 馬郁華 |
---|---|
Other Authors: | Yuen-haw Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92130756545716843425 |
Similar Items
-
A Voltage-Controlled Tuning Loop for Adjustable Dual-Slope Charge-Pump to Achieve Fast Lock PLL
by: Chen Yu Wu, et al.
Published: (2006) -
Analysis and Design of the Phase-Locked Loop with Fast-Digital-Calibration Charge Pump
by: Tsuen-Shiau Hwang, et al.
Published: (2010) -
Summer-Less Dual Charge Pump Based PLL With Wide Lock Range Using Analog Frequency Detector
by: Raghavendra, R G
Published: (2011) -
Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002) -
Design of Low Phase Noise Phase-locked-loop (PLL)
by: Hsing-shan Ko, et al.
Published: (2009)