A Low Power Rail-to-Rail 6-bit Flash ADC Based on a Novel Complementary Average-Value approach
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 92 === In this thesis, a 6-bit 300 MS/s flash ADC based on a novel Complementary Average-Value (CAV-Based) approach is proposed. Input signal is pre-processed and then compare with a fixed reference voltage level, which greatly simplifies the comparator design and...
Main Authors: | Hui-chin Tseng, 曾慧欽 |
---|---|
Other Authors: | Bin-Da Liu |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/98839606826471633225 |
Similar Items
-
Rail-to-Rail Input Low Voltage Low Power 10-bit Successive Approximation ADC for Biomedical Applications
by: Sueh, Chi-Yuan, et al.
Published: (2011) -
A Rail-to-Rail Comparator with Adaptive Power Control for Low Power SAR ADCs in Biomedical Applications
by: Chin, Sung-Min, et al.
Published: (2010) -
A 4G samples/s 6-bit Flash ADC design with resistive averaging techniques
by: Jian-yuan Lu, et al.
Published: (2007) -
Design of 6-bit Flash ADC and 10-bit voltage-segmented DAC
by: Ju-Lin Huang, et al.
Published: (2010) -
An 8-bit 500MS/s Flash ADC with Capacitor Averaging and a Single-Phase Clock
by: Chung-MingYang, et al.
Published: (2010)