Reconfigurable Processor Core Design for Network-on-a-Chip
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 92 === To design a complex System-on-a-Chip (SoC) poses many challenges. The Network-on-a-Chip (NoC) provides designers a develop platform, on which they could implement various applications. After comparing and simulating several architectures of processor, the si...
Main Authors: | Shih-Lun Chen, 陳世綸 |
---|---|
Other Authors: | Jer-Min Jou |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/00688115726174335045 |
Similar Items
-
The Chip Design of Reconfigurable Back Propagation Neural Network Processor
by: Tian-Chuan Kuo, et al.
Published: (2009) -
High-Performance Network-on-Chip Design for Many-Core Processors
by: Wang, Boqian
Published: (2020) -
The Design and Implementation of a Network-on-chip Based Multi-core Processor Simulator
by: Kai-Fong Chou, et al.
Published: (2007) -
Design and Implementation of the Fingerprint Identification Chip via The Embedded Soft Core Processor
by: Shih-Shu Li, et al.
Published: (2005) -
Design and Test of Communications Processor and Memory Cores for System-on-Chip
by: Chih-Tsun Huang, et al.
Published: (2000)