Power Minimization in the Program Memory Data Bus for Embedded Processors
碩士 === 國立交通大學 === 資訊工程系所 === 92 === Reducing the power consumption of embedded processor has gained a lot of attention recently. Many research works have focused on reducing power consumption in the off-chip buses as they consume a significant amount of total power. Reducing the bus switching is an...
Main Authors: | Chin-Tzung Cheng, 鄭欽宗 |
---|---|
Other Authors: | Jean, J.J Shann |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/63106403896238297068 |
Similar Items
-
Heuristics for Memory Access Optimization in Embedded Processors
by: Subramanian, Saravanan
Published: (2005) -
Compiler Optimizations on Embedded Processors for Low Power
by: Yi-Ping You, et al.
Published: (2007) -
Low Power Embedded RISC Processor Design
by: Chen, Zhen-Min, et al.
Published: (1996) -
Minimizing memory requirements for deterministic test data in embedded testing
by: Ahlström, Daniel
Published: (2010) -
On-Chip Bus and Memory Architecture Exploration for Embedded SoC
by: Yu-Kai Yen, et al.
Published: (2008)