Design and Implementation of Low Jitter Logic Blocks
碩士 === 國立中央大學 === 電機工程研究所 === 92 === In the thesis, we first analyze the jitter of digital circuits. We divide the jitter source into four categories: vdd / gnd bounce jitter, substrate noise jitter, data dependent jitter, and clock jitter. For the frequently used flip-flop and MUX, we propose an ar...
Main Authors: | Chang-Hsiao Tsai, 蔡昌孝 |
---|---|
Other Authors: | Shyh-Jye Jou |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/23475292915783548484 |
Similar Items
-
Design and Implementation of Low-Jitter Low-Power CMOS Frequency Synthesizer
by: Bing-Shiun Hsieh, et al.
Published: (2007) -
Jitter Analysis and Implementation of Periodic Jitter Identification
by: 詹益豪
Published: (2003) -
Design and Implementation of High-speed and Low-jitter Delay-locked Loops
by: Tzu-Ping Chan, et al.
Published: (2010) -
Design and Implementation of Low Jitter Clock Generators in Communication and Aerospace System
by: Jung, Seok Min, et al.
Published: (2016) -
Analysis and Design of Low-Jitter Oscillators
by: Fitzpatrick, Justin Jennings
Published: (2004)