A Study to grade of against Electronic Static Discharge for Wafer Packaging Industry
碩士 === 國立高雄第一科技大學 === 環境與安全衛生工程所 === 92 === The electronic products have been changed day by day, month by month; therefore, time is one of the most significant factors to make the profits in electronic market. For instance, Great Britain Dell issued the latest central processing unit (CPU) much ear...
Main Authors: | Jong-Ren Chen, 陳忠仁 |
---|---|
Other Authors: | Hong-Te Hsu |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/04664383457215983315 |
Similar Items
-
The study of electro-static discharge protection for wafer mount machine
by: REX_WANG, et al.
Published: (2009) -
The Optimization of Photolithography in Wafer Level packaging
by: CHEN. HUNG-RU, et al.
Published: (2016) -
Warpage Improvement of Molded Wafer for Fan-out Wafer Packaging
by: Pei-Cheng Huang, et al.
Published: (2018) -
Refining The Package Processing and Material Analysis for Wafer Level Chip Scale Package
by: Chen, Yung-Wei, et al.
Published: (2016) -
Wafer Level Chip Scale Packaging Using Wafer Bonder
by: Upadhyaya, Kailash
Published: (2005)