SoC Test Scheduling using Simulated Annealing Algorithm
碩士 === 國立臺北科技大學 === 電腦通訊與控制研究所 === 92 === As the semiconductor technology has made great progress, System-on-a-Chip (SoC) has become the kernel technologies for integrating computer, consumer, and communication. Test scheduling is an important problem in SoC test automation. In this paper, we propos...
Main Authors: | Chen-Fu Huang, 黃晨富 |
---|---|
Other Authors: | Trong-Yen Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76519178111171109290 |
Similar Items
-
SoC test scheduling algorithm using enhanced rectangle packing
by: Lee, Siaw Chen
Published: (2009) -
Development of Simulation and Verification Platform for Communication SoC Designs
by: YUCHEN,SUN, et al.
Published: (2006) -
SoC Integration and Verification of a 3D Graphics SoC
by: Tzu-Ming Huang, et al.
Published: (2011) -
Evaluation of Cryptographic Algorithms over an all Programmable SoC (AP SoC) Device
by: Iván Gutiérrez Agramont, et al.
Published: (2017-04-01) -
Hardware Scheduling and Placement in Operating Systems for Reconfigurable SoC
by: Chen Yuan, et al.
Published: (2005)