Configurable Interface Design Methodology in SoC
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所碩士班 === 92 === A typical co-design environment has a number of component processes assigned for execution either in hardware or in software. These components have an obvious interaction requirement in order to meet the system functionality. Reuse of Intellectual Propert...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/04755385088402490622 |
id |
ndltd-TW-092YUNT5393032 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-092YUNT53930322015-10-13T13:08:17Z http://ndltd.ncl.edu.tw/handle/04755385088402490622 Configurable Interface Design Methodology in SoC 系統晶片之可組態介面設計方法論 Sung-chun Lin 林松君 碩士 國立雲林科技大學 電子與資訊工程研究所碩士班 92 A typical co-design environment has a number of component processes assigned for execution either in hardware or in software. These components have an obvious interaction requirement in order to meet the system functionality. Reuse of Intellectual Property (IP) is crucial in SoC design. The discrepancies in interface logic and communication/bus protocols among IPs, however, remain as the main obstacle in system integration. In this paper, we examine the interface logic generation problem and propose a novel scheme to automate the process. The scheme consists of an automatic communication / bus protocol translation and a template based interface logic / bus wrapper generation. Real case test bench, e.g. AHB in AMBA v.s. BVCI in VCI was applied to verify the correctness and the efficiency of the generated interface. The design is also implemented in FPGA and incurred interface circuitry overhead is small. none 黃穎聰 2004 學位論文 ; thesis 92 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立雲林科技大學 === 電子與資訊工程研究所碩士班 === 92 === A typical co-design environment has a number of component processes assigned for execution either in hardware or in software. These components have an obvious interaction requirement in order to meet the system functionality. Reuse of Intellectual Property (IP) is crucial in SoC design. The discrepancies in interface logic and communication/bus protocols among IPs, however, remain as the main obstacle in system integration. In this paper, we examine the interface logic generation problem and propose a novel scheme to automate the process. The scheme consists of an automatic communication / bus protocol translation and a template based interface logic / bus wrapper generation. Real case test bench, e.g. AHB in AMBA v.s. BVCI in VCI was applied to verify the correctness and the efficiency of the generated interface. The design is also implemented in FPGA and incurred interface circuitry overhead is small.
|
author2 |
none |
author_facet |
none Sung-chun Lin 林松君 |
author |
Sung-chun Lin 林松君 |
spellingShingle |
Sung-chun Lin 林松君 Configurable Interface Design Methodology in SoC |
author_sort |
Sung-chun Lin |
title |
Configurable Interface Design Methodology in SoC |
title_short |
Configurable Interface Design Methodology in SoC |
title_full |
Configurable Interface Design Methodology in SoC |
title_fullStr |
Configurable Interface Design Methodology in SoC |
title_full_unstemmed |
Configurable Interface Design Methodology in SoC |
title_sort |
configurable interface design methodology in soc |
publishDate |
2004 |
url |
http://ndltd.ncl.edu.tw/handle/04755385088402490622 |
work_keys_str_mv |
AT sungchunlin configurableinterfacedesignmethodologyinsoc AT línsōngjūn configurableinterfacedesignmethodologyinsoc AT sungchunlin xìtǒngjīngpiànzhīkězǔtàijièmiànshèjìfāngfǎlùn AT línsōngjūn xìtǒngjīngpiànzhīkězǔtàijièmiànshèjìfāngfǎlùn |
_version_ |
1717732550967820288 |