Run-Time Reconfigurable Superscalar Processor Design
碩士 === 國立成功大學 === 電機工程學系專班 === 93 === Today, “Information Technology (IT)” develops very fast, and microprocessors play more and more important roles in IT industry. Improving the performance of them is very important. Otherwise, the cost of mask is more and more expansive. How to reuse macro trans...
Main Authors: | Hao-I Yang, 楊皓義 |
---|---|
Other Authors: | Jer-Min Jou |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/86542146318845692301 |
Similar Items
-
Instruction fetcher design for an X86 superscalar processor
by: Yang, Jieh-Nan, et al.
Published: (1997) -
Micro-Architecture Design of the Superscalar Out-of-order Execution Processor
by: Yang,Yu-Xiang, et al.
Published: (2017) -
Speculative Vectorization for Superscalar Processors
by: Pajuelo González, Manuel A. (Manuel Alejandro)
Published: (2005) -
Dynamic predictor selection for superscalar processors
by: Liu, Chung-Chieh, et al.
Published: (1996) -
The optimal size of register file in the superscalar processor design
by: LIN,QING-DE, et al.
Published: (1991)