Low Power Branch Target Buffer
碩士 === 國立交通大學 === 資訊工程系所 === 93 === This research reduces power consumption of branch target buffer (BTB) --- a commonly used dynamic branch prediction component. Conventional BTB is looked up while instruction fetcher is fetching an instruction. The result returned from BTB tells instruction fetche...
Main Authors: | Yau-Chong Hu, 胡耀中 |
---|---|
Other Authors: | Chung-Ping Chung |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/73207446248390639056 |
Similar Items
-
Low-Power Branch Target Buffer
by: Wei-Hau Chiao, et al.
Published: (2008) -
Low-power Branch Target Buffer Scheme by using Taken Branch Trace
by: Chien-Chang Su, et al.
Published: (2008) -
Design of Low-Power Branch Target Buffer (BTB) Using Filter Scheme
by: Kuan-Lun Lee, et al.
Published: (2009) -
Analysis and optimizations for modern processors’ branch target buffer and cache memory
by: Jokar Deris, Kaveh
Published: (2009) -
Power Reduction in Instruction Fetch Using Forward-Branch and Subroutine Bufferable Innermost Loop Buffer with Assistance of BTB
by: Bin-Hua Tein, et al.
Published: (2006)