Design and Analysis of Architecture for H.264/AVC Motion Estimation and Residual Reconstruction
碩士 === 國立清華大學 === 電機工程學系 === 93 === H.264/AVC is the latest video compression standard. It achieves a significant improvement in bit-rate saving and rate-distortion performance compared with all existing compression standards. However, H.264 complicated encoding process can not guarantee feasibility...
Main Authors: | Hsueh-Te Chao, 趙學德 |
---|---|
Other Authors: | Yung-Chang Chen |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/43624557199453617662 |
Similar Items
-
A VLSI Architecture For H.264/AVC Motion Estimation
by: Hung-YuChang, et al.
Published: (2012) -
Parallel VLSI Architectures for High-Definition H.264/AVC Motion Estimation
by: Kao, Chao-Yang, et al.
Published: (2009) -
Adaptive Motion Estimation Architecture for H.264/AVC Video Codec
by: Song, Yang
Published: (2011) -
Fast Motion Estimation for H.264/AVC
by: Bing-Yao Lin, et al.
Published: (2011) -
An Architecture Design of Variable Size Block Matching Motion Estimation for H.264/AVC
by: Shih-Wei Cheng, et al.
Published: (2006)