Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches

碩士 === 國立清華大學 === 通訊工程研究所 === 93 === As the technology becomes more and more mature, it is necessary to build up high-speed transmission equipment. People begin trying to use optical fiber to transmit data. For the reason, there is an urgent need to establish high speed switches so as to match the s...

Full description

Bibliographic Details
Main Authors: Min-Chi Hsieh, 謝旻錡
Other Authors: Ywh-Ren Tsai
Format: Others
Language:en_US
Published: 2005
Online Access:http://ndltd.ncl.edu.tw/handle/95635718160128479919
id ndltd-TW-093NTHU5650025
record_format oai_dc
spelling ndltd-TW-093NTHU56500252016-06-06T04:11:36Z http://ndltd.ncl.edu.tw/handle/95635718160128479919 Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches 類似電路交換機之封包延遲控制的容量預留演算法 Min-Chi Hsieh 謝旻錡 碩士 國立清華大學 通訊工程研究所 93 As the technology becomes more and more mature, it is necessary to build up high-speed transmission equipment. People begin trying to use optical fiber to transmit data. For the reason, there is an urgent need to establish high speed switches so as to match the speed of optical fiber. Because the shared medium switches (output-buffered switches) both have a major problem that is the scalability limitation, so the switch architecture permits read and write at the same time – the input-buffered switches gets a lot of attention. And then the Birkhoff-von Neumann switches is proposed, it uses some control stage to solve the out-of-sequence problem. In order to control pack delay, quasi-circuit switch is proposed. When the input traffic pattern is not (r,T)-smooth, the performance of input ports is different, especially the last input port, it having the worst performance. In this thesis, we propose some capacity reservation for packet delay to let the performance of every input port be about the same. We look at the performance with different traffic pattern in simulation. Ywh-Ren Tsai 蔡育仁 2005 學位論文 ; thesis 57 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立清華大學 === 通訊工程研究所 === 93 === As the technology becomes more and more mature, it is necessary to build up high-speed transmission equipment. People begin trying to use optical fiber to transmit data. For the reason, there is an urgent need to establish high speed switches so as to match the speed of optical fiber. Because the shared medium switches (output-buffered switches) both have a major problem that is the scalability limitation, so the switch architecture permits read and write at the same time – the input-buffered switches gets a lot of attention. And then the Birkhoff-von Neumann switches is proposed, it uses some control stage to solve the out-of-sequence problem. In order to control pack delay, quasi-circuit switch is proposed. When the input traffic pattern is not (r,T)-smooth, the performance of input ports is different, especially the last input port, it having the worst performance. In this thesis, we propose some capacity reservation for packet delay to let the performance of every input port be about the same. We look at the performance with different traffic pattern in simulation.
author2 Ywh-Ren Tsai
author_facet Ywh-Ren Tsai
Min-Chi Hsieh
謝旻錡
author Min-Chi Hsieh
謝旻錡
spellingShingle Min-Chi Hsieh
謝旻錡
Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
author_sort Min-Chi Hsieh
title Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
title_short Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
title_full Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
title_fullStr Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
title_full_unstemmed Capacity Reservation Algorithm for Packet Delay Control on Quasi-circuit Switches
title_sort capacity reservation algorithm for packet delay control on quasi-circuit switches
publishDate 2005
url http://ndltd.ncl.edu.tw/handle/95635718160128479919
work_keys_str_mv AT minchihsieh capacityreservationalgorithmforpacketdelaycontrolonquasicircuitswitches
AT xièmínqí capacityreservationalgorithmforpacketdelaycontrolonquasicircuitswitches
AT minchihsieh lèishìdiànlùjiāohuànjīzhīfēngbāoyánchíkòngzhìderóngliàngyùliúyǎnsuànfǎ
AT xièmínqí lèishìdiànlùjiāohuànjīzhīfēngbāoyánchíkòngzhìderóngliàngyùliúyǎnsuànfǎ
_version_ 1718296527601926144