DUAL-LOOP CLOCK AND DATA RECOVERY CIRCUIT FOR OC-192
碩士 === 大同大學 === 通訊工程研究所 === 93 === As the rapid growth of the volume of the internet data, it is necessary to increase the speed of the media. The optical communication system can accommodate large volumes of data across a long distance. For example, in the optical communication system standards, OC...
Main Authors: | Kuo-Cheng Tseng, 曾國城 |
---|---|
Other Authors: | Shu-Chuan Huang |
Format: | Others |
Language: | en_US |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03696143338108306161 |
Similar Items
-
Clock Multiplier Unit and Data/Clock Recovery for OC-192 Transceiver
by: Jue-Hao You, et al.
Published: (2003) -
Design and Implementation of CMOS 10Gb/s Clock-and-Data Recovery Circuit for OC-192 System
by: Chia-Huang Fu, et al.
Published: (2004) -
A Clock And Data Recovery Circuit For Sonet OC-48 Application
by: chih-cheng chen, et al.
Published: (2006) -
A Dual-Looped Clock and Data Recovery Circuit with the Use of Data Delay Window
by: Yu-Chen Lin, et al.
Published: (2011) -
1.25 Gbps Clock and Data Recovery Circuit Design
by: Cheng Chao Kuo, et al.
Published: (2003)